|
|
|
大家好，我有一个问题想请教大家。
我现在想用一种众福的8寸屏，这种屏的接口如下, 请问怎么才能把这种接口转换成标准TTL的接口？附件中是这种屏的datasheet。先谢谢大家了。
JP1:
Pin No Symbol Function Remark
1 VCOM Common voltage
2 VCOM Common voltage
3 OE Output enable
4 STV2 Vertical start pulse signal input or output Note 8-1
5 U/D Up/Down scan control input Note 8-1
6 CPV Vertical clock
7 STV1 Vertical start pulse signal input or output Note 8-1
8 VGH Gate on voltage
9 VDD_GATE Power supply for gate drive
10 VDD_GATE Power supply for gate drive
11 VGL Gate off voltage
12 GND Ground
13 GND Ground
14 VCOM Common voltage
15 VCOM Common voltage
16 DIO2 Horizontal start pulse signal input or output Note 8-2
17 POL Polarity selection
18 REV Control signal are input or not
19 LD Latches the polarity of outputs and switches the new data to output
20 B5 Blue pixel data(MSB)
21 B4 Blue pixel data
22 B3 Blue pixel data
23 B2 Blue pixel data
24 B1 Blue pixel data
25 B0 Blue pixel data(LSB)
26 GND Ground
27 V14 Gamma voltage level 14
28 V13 Gamma voltage level 13
29 V12 Gamma voltage level 12
30 V11 Gamma voltage level 11
JP2
Pin No Symbol Function Remark
1 V10 Gamma voltage level 10
2 V9 Gamma voltage level 9
3 V8 Gamma voltage level 8
4 V7 Gamma voltage level 7
5 V6 Gamma voltage level 6
6 V5 Gamma voltage level 5
7 V4 Gamma voltage level 4
8 V3 Gamma voltage level 3
9 V2 Gamma voltage level 2
10 V1 Gamma voltage level 1
11 AVDD Power supply for analog circuit
12 G5 Green pixel data(MSB)
13 G4 Green pixel data
14 G3 Green pixel data
15 G2 Green pixel data
16 G1 Green pixel data
17 G0 Green pixel data(LSB)
18 R5 Red pixel data(MSB)
19 R4 Red pixel data
20 R3 Red pixel data
21 R2 Red pixel data
22 R1 Red pixel data
23 R0 Red pixel data(LSB)
24 R/L Right/Left scan control input Note 8-2
25 GND Ground
26 CLK Data sampling clock
27 GND Ground
28 VDD_SOURCE Logic Power supply for source driver
29 VDD_SOURCE Logic Power supply for source driver
30 DIO1 Horizontal start pulse signal input or output Note 8-2 |
|
发表于 2008-8-9 09:30:05
发表于 2008-8-9 10:06:19
楼主
